LDPC Encoder/Decoder
IEEE 802.11ad (WiGig 60GHz) LDPC Decoder
The WiGig standard (IEEE 802.11ad) delivers data rates of up to 7 Gbit/s and hence outperforms the current IEEE 802.11n standard by more than 10x. It uses the 60 GHz band to enable short range communication and interoperability between a broad set of applications and platforms.
The Creonic WiGig LDPC decoder is designed in particular to deliver highest throughputs in the multi-gigabit domain with a small footprint. At the same time it provides outstanding error correction performance, resulting in a low energy consumption and increasing range of wireless transmission. Its unique pipeline architecture can be customized at design-time to deliver best performance on any target technology (ASIC technology nodes and FPGAs). Insertion, removal and balancing of pipeline stages within the IP core is flexible and allows for optimization of required routing resources, path delays between pipeline stages, throughput, and footprint at the same time.
The Creonic WiGig LDPC decoder is designed in particular to deliver highest throughputs in the multi-gigabit domain with a small footprint. At the same time it provides outstanding error correction performance, resulting in a low energy consumption and increasing range of wireless transmission. Its unique pipeline architecture can be customized at design-time to deliver best performance on any target technology (ASIC technology nodes and FPGAs). Insertion, removal and balancing of pipeline stages within the IP core is flexible and allows for optimization of required routing resources, path delays between pipeline stages, throughput, and footprint at the same time.
Applications
- Wireless Local Area Networks (WLAN)
- Ultra-wideband (UWB)
- Microwave Links
- Optical Links
- Further High-throughput Applications
Standard Features the Core Supports
- Compliant with IEEE P802.11ad (draft).
- Support for 672 bits codewords and all LDPC code rates (1/2, 5/8, 3/4, 13/16).
Your Benefits
- Silicon-proven IP.
- Unique pipeline architecture allows for perfect customization to customer’s target technology.
- Gains up to 3 dB compared to Viterbi decoders.
- Low-power and low-complexity design.
- Block-to-block on-the-fly configuration.
- Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy.
- Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance.
- Collection of statistical information (number of iterations, successful decoding).
- Available for ASIC and FPGAs (Xilinx, Intel).
- Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and Matlab, C or C++ bit-accurate simulation model.
Resources
Learn more about the IEEE 802.11ad LDPC Codes.
Contact us for more information!
LDPC Encoder/Decoder
- CCSDS AR4JA LDPC Encoder and Decoder
- CCSDS 231.0 LDPC Encoder and Decoder
- DOCSIS 3.1 LDPC Decoder IP-Cores (PLC / NCP / Data)
- IEEE 802.11n/ac/ax (WiFi) LDPC Decoder and Encoder
- ATSC 3.0 LDPC/BCH Decoder
- DVB-S2X BCH and LDPC Decoder
- IEEE 802.11ad (WiGig 60GHz) LDPC Decoder
- DVB-S2X Wideband BCH and LDPC Decoder
- 1 Gbit/s LDPC Decoder and Encoder (WiMedia UWB)
- DVB-S2 BCH and LDPC Decoder and Encoder
- GEO-Mobile Radio (GMR) LDPC Decoder
- DVB-C2 BCH and LDPC Decoder
- CCSDS LDPC Encoder and Decoder
- 5G-NR LDPC Decoder
- IEEE 802.15.3c (60 GHz PHY) Multi-Gbit/s LDPC Decoder