Skip to Content
Creonic GmbH
  • MENU

    STANDARDS

    DVB-S2 / DVB-S2XDVB-RCS23GPP 4G / 5G / 6G
    CCSDS
    IEEEOthers

    IP CORES

    DemodulatorsModulators LDPC Encoders / Decoders Turbo Encoders / Decoders Polar Encoders / Decoders Misc FEC and DSP

    About CREONIC

    CommitmentNewsPartners & Memberships ReferencesResearch ProjectsCareersContact Us

    SERVICES

    IP Customization IP Expertise System Design IP Integration Services IP ConsultingFAQ
    Requirements Check
  • LOOKING FOR SUPPORT?
    FREE CONSULTATION

Creonic GmbH
      • MENU

      LOOKING FOR SUPPORT?
      FREE CONSULTATION

    Fixed-Point AWGN Channel




    ​

    The Creonic AWGN Channel IP core is a noise generator capable of processing up to a maximum of 512 symbols in parallel. The IP core was developed with the aim of allowing the performance evaluation of a digital communication system in the presence of Additive White Gaussian Noise. The emphasis is on evaluating systems with low bit error rates. Unlike a software-based AWGN generator, which might take several hours and even days for the stated purpose, a hardware-based AWGN generator requires significantly less time. Run-time is reduced by several orders of magnitude.


    FLEXIBILITY

    LATENCY

    THROUGHPUT

    ERROR CORRECTION

      


    Interested? Contact us!​

    Kevin Christoffers 
    Director - Business Development & Sales


    Product Brief

    Download for more information.


    Applications

    • Digital communication systems for which an AWGN channel is required



    • ​Support for up to 256 symbols in parallel at 210 MHz
    • Support for SNR (ES/N0) in the range from -10 to 41dBwith steps of 0.1 dB±~ 0.01dB
    • Synchronous design with one clock
    • Noise sequence periodically generated at ~264≈2x1019samples
    • Based on Box-Muller algorithm and Central Limit Theorem (CLT)

    Features

    We are ISO 9001:2015 certified

    Our customers can rely on consistently high quality, guaranteed by our certified quality management.     

    Quality

    Benefits

    • Design-time configuration of the number of symbols in parallel, quantization of input and output and precalculation of standard variation, for adjustment of resource utilization
    • Low-power and low-complexity design
    • AXI4-Stream interface for easy integration
    • Available for ASIC and FPGAs (AMD / Xilinx, Intel / Altera, Microchip)


    Related Links


    Creonic MISC FEC and DSP Encoder and Decoder IP cores


    INFO
    • Home
    • News
    • Legal Notice
    • Data Protection
    GET IN TOUCH
    • info@creonic.com
    • +49 631 3435 988 0
    •  
    FOLLOW US
    • Linkedin
      Facebook


    Creonic GmbH

    Bahnhofstraße 26-28
    67655 Kaiserslautern
    Germany

    Copyright © Creonic GmbH 2026
    Powered by Odoo - Create a free website