Data Over Cable Service Interface Specification (DOCSIS) is an international telecommunications standard that permits the addition of high-bandwidth data transfer to an existing cable TV (CATV) system. It is employed by many cable television operators to provide Internet access over their existing hybrid fiber-coaxial infrastructure.
The Creonic DOCSIS 3.1 LDPC decoder IP cores are a complete solution for the downstream forward error correction, i.e. PLC decoder, NCP decoder and data decoder are included.
Interested? Contact us!
Kevin Christoffers
Director - Business Development & Sales
Product Brief
Download for more information.
PLC Decoder Core Supports
- Soft-Decision Demapper, Derandomizer, Deinterleaver, Depuncturer, and LDPC Decoder are included
- Support for 4k and 8K FFT sizes
- Support for 16-QAM modulation
NCP Decoder Core Supports
- Soft-Decision Demapper, Derandomizer, Deinterleaver, Depuncturer, Deshortener, and LDPC Decoder are included
- Support for 4k and 8K FFT sizes
- Support for QPSK, 16-QAM, and 64-QAM modulations
- Provides derandomization data for downstream data path
- Cable TV networks
- Wired transmission with the highest demands on forward error correction
Data Decoder Core Supports
- Zero-bit Insertion, Parity Deinterleaver, LDPC Decoder, Shortener, and BCH Decoder are included
- Support for all block sizes, incl. shortening (3 to 1779 bytes)
- Data rate of more than 2.3 Gbit/s
We are ISO 9001:2015 certified
Our customers can rely on consistently high quality, guaranteed by our certified quality management.
- Low-power and low-complexity design
- Frame-to-frame on-the-fly configuration
- Faster convergence due to layered LDPC decoder architectures
- Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy
- Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance
- Collection of statistics (decoding success indicator, average number of iterations, modified bits) Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model
- Available for ASIC and FPGAs
