Creonic Announces MMSE MIMO Detector IP Core
Kaiserslautern, Germany, Dec. 10 2012 – Creonic today announced the availability of a high-efficiency MMSE MIMO detector IP core for February 2013. MIMO (Multiple Input Multiple Output) techniques are being used more and more in recent and upcoming standards since they drastically outperform traditional SISO (Single Input Single Output) techniques in terms of maximum throughput and range. This gain results from an increased spectral efficiency, lowering the overall system costs.
Today, MIMO techniques can be found in wireless as well as wired communications. Most common wireless applications are 3GPP LTE, HSPA+, and WiFi (IEEE 802.11). In wired communications domains there is powerline communication (ITU G.9963 and Homeplug AV2), as well as DSL vectoring in G.993.5 alias G.vector.
A MMSE MIMO detector is an integral part of a MIMO receiver. The Creonic MMSE MIMO detector IP core offers high throughputs even on low-cost FPGAs and is convincing with its low implementation complexity at the same time. It can be tailored to different antenna configurations such as 2×2, 4×2 or 4×4. Furthermore, different kinds of modulations are supported at run-time. These are QPSK, 16-QAM, 64-QAM, and 256-QAM.
The MMSE MIMO detector IP core can be combined with other IP cores from the Creonic product portfolio like soft-decision demapper and LDPC or turbo decoders to build fully-fledged receiver designs. Its flexibility at design-time and run-time makes it the ideal fit for all kinds of MIMO applications.
Creonic offers ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-C2, WiFi, UWB, and GMR. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information, please visit www.creonic.com.