DVB-S2 LDPC / BCH
Decoder and Encoder

 
DVB-S2 (Digital Video Broadcast – Satellite 2nd Generation) is an ETSI standard of the second generation for digital data transmission via satellites. It was published in 2005, being the first standard of the second generation DVB standards (DVB-S2/DVB-T2/DVB-C2). Because of its capacity-approaching forward error correction, today DVB-S2 is the de-facto standard in satellite communication and other applications. The Creonic DVB-S2 IP core integrates the forward error correction as defined by the standard (including LDPC and BCH decoder).

  PRODUCT BRIEF


FLEXIBILITY


LATENCY


THROUGHPUT


ERROR CORRECTION


Applications

 


  • Satellite communication (Digital Video Broadcasting, Interactive Services, News Gathering, Professional Services)

  • Nanosatellite and CubeSat devices
  • Applications with the highest demands on forward error correction

  • Applications with the need for a wide range of code rates

Standard Features the Core Supports


  • Compliant with ETSI 302 307 V1.2.1 (2009-08) (DVB-S2)
  • Supports ACM, CCM, and VCM modes
  • Support for short and long frames (16200 and 64800 bits)
  • Support for all modulation schemes (QPSK, 8-PSK, 16-APSK, 32-APSK).
  • Support for all LDPC and BCH codes as defined by the standard


      

    Your Benefits


      

  • Decoder contains soft-decision demapper, block deinterleaver, LDPC decoder, BCH decoder, and descrambler.
  • Encoder contains scrambler, BCH encoder, LDPC encoder, and block interleaver
  • Low-power and low-complexity design.
  • Burst-to-burst on-the-fly configuration.
  • Faster convergence due to layered LDPC decoder architecture
  • Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy


  • Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance
  • Collection of statistic information (number of modified information bits, number of iterations, decoding successful)
  • Available for ASIC and FPGAs (Xilinx, Intel, Microchip)
  • Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model



Learn more about

DVB-S2
Standard

  DVB-S2/T2/C2
LDPC Codes

Creonic DVB-S2
Demodulator

Creonic LDPC
 Encoder/Decoder
IP Cores

 

We are 
ISO 9001:2015
certified


Our customers can rely on consistently high quality, guaranteed by our certified quality management.

VIEW CERTIFICATE